module xmj_D_FF(
	input wire D,
	input wire CLK,
	output reg Q,
	output wire QN
);
	always @(posedge CLK) begin
		Q = D;
	end
	assign QN = ~Q;
endmodule
